Polytechnic Version

Quick Learner : Computer System Architecture



Sharmilla binti Sulong | Adibah binti Ali Politeknik Kuala Tererngganu

QUICK LEARNER : COMPUTER SYSTEM ARCHITECTURE

First Published 2022 e ISBN 978-967-2240-35-8 Politeknik Kuala Terengganu

All rights reserved. No part of this electronic book may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording or by any information storage or retrieval system, without prior written permission from the publisher, Politeknik Kuala Terengganu.

Published by : Politeknik Kuala Terengganu 20200 Jalan Sultan Ismail, Kuala Terengganu, Terengganu

Perpustakaan Negara Malaysia
Cataloguing-in-Publication Data
Sharmilla Sulong, 1977Quick Learner : Computer System Architecture / Sharmilla Binti Sulong,
Adibah Binti Ali. – Polytechnic Version.
Mode of access: Internet
eISBN 978-967-2240-35-8
1. Computer systems.
2. Computer architecture.
3. Computer organization.
4. Government publications--Malaysia.
5. Electronic books.
I. Adibah Ali, 1979-.
II. Title.

004

Abstract

This eBook designed for student to understand the basic concepts on which the stored program digital computer is formulated. The content of this eBook is written for polytechnic students.

This eBook introduces the basic knowledge of computer architecture and computer organization. It focuses on describing of function of each unit in Computer System in Chapter 1, applying appropriate method to solve arithmetic problem in numbering system and sequential logic circuit in Chapter 2, writing assembly program in Chapter 3 and foundation knowledge of Central Processing Unit in Chapter 4.

As there already many books written on computer architecture in the market, this eBook attempts to distinct itself by using mind mapping to help students visualize the concepts easily and practice drill after completing a topic. This allows students to better understand the topics they have learned while reinforcing existing skills. Therefore, this eBook helps students revise the topics taught in the classroom without having to read the notes that long and tedious.

It is hoped that this eBook will help both lecturer and students in making classroom learning as enjoyable as possible. This eBook can also be used for independent self-learning.

Table of

Chapter 1 The Computer System

14 Chapter 2 Number 5 Number Bases, Logic Gates & Flip Flop


Chapter 3 45

72

Assembly Language Chapter 4

62 Chapter 4 Central Processing Unit

Answer Scheme



This chapter describes briefly the computer system.



Topic : The Computer System


Introduction

A computer system is a basic, complete and functional hardware and software setup with everything needed to implement computing performance. Computer System is a collection of entities (hardware, software and liveware) that are designed to receive, process, manage and present information in a meaningful format.

A computer system, therefore, is a computer combined with peripheral equipment and software so that it can perform desired functions. The components of a computer are designed to interact with one another, and this interaction plays an important role in the overall system operation.



Block Diagram of Computer System




Computer Bus

In computer architecture, a bus is a communication system that transfers data between components inside a computer, or between computers. Computer bus is a subsystem that transfers data between components inside a computer, or between computers.

The bus contains multiple wires with addressing information describing the **memory** location of where the data is sent or retrieved. Each wire in the bus carries a **bit(s)** of information, which means the more wires a bus has, the more information it can address.


Types of Bus



The most common buses and how they are used with a computer.


- **<u>eSATA</u>** and <u>SATA</u> Computer hard drives and disc drives.
- **<u>PCIe</u>** Computer expansion cards and video cards.
- **<u>USB</u>** Computer peripherals.
- **<u>Thunderbolt</u>** Peripherals connected through a USB-C cable.

Cache



- A special very-high-speed memory called a cache, is used to increase the speed of processing by making current programs and data available to the CPU at a rapid rate.
- The transformation of data from main memory to cache memory is called mapping. The mapping functions are used to map a particular block of main memory to a particular block of cache. This mapping function is used to transfer the block from main memory to cache memory.

Type of Cache Memory



> Level 1 (L1) cache or Primary Cache

- the fastest memory that is present in a computer system
- The Size of the L1 cache very small comparison to others that is between 2KB to 64KB, it depends on computer processor.
- It is an embedded register in the computer microprocessor(CPU).
- The Instructions that are required by the CPU that are firstly searched in L1 Cache.

> Level 2 (L2) cache or Secondary Cache

- Slower than L1 cache, but bigger in size
- The size of the L2 cache is more capacious than L1 that is between 256KB to 512KB.
- L2 cache is Located on computer microprocessor.
- After searching the Instructions in L1 Cache, if not found then it searched into L2 cache by computer microprocessor.


> Level 3 (L3) cache or Main Memory

- The L3 cache is larger in size but also slower in speed than L1 and L2,
- It's size is between 1MB to 8MB.
- In Multicore processors, each core may have separate L1 and L2, but all core share a common L3 cache.
- L3 cache double speed than the RAM.


Input/Output Module

I/O module stands for Input/Output module, which is a device that acts as the connective bridge between a computer system at one end and an I/O or peripheral device of some kind at the other, such as a printer, webcam or scanner.

Input/Output Modules (I/O Modules) act as mediators between the processor and the input/output devices.



Generic Model of I/O Module




- Interface to CPU and Memory via system bus or central switch
- Interface to one or more peripherals devices by tailored data links.


Input/Output Device

An input/output (I/O) device also called as **IO Device** is a hardware device that has the ability to accept **inputted**, **outputted** or **other processed** data.

IO devices allow the computer system to interact with the outside world by moving data into and out of the system. An **input device** is used to bring data into the system. An **output device** is used to send data out of the system.



Asynchronous Serial Transfer



completed its work.



Activity 1

1. Draw a block diagram to illustrate the basic organization of computer system and describe the functions for each unit.

- 2. A bus is a communication pathway connecting two or more device. Describe the concept of interconnection within a computer system as follows :
 - a. Draw interconnection structures

b. Describe the functions for each bus

3. Draw the I/O Module Diagram and explain how it works.

4. Describe the I/O bus and interface modules

Activity 2

Instruction : Answer all questions.


I/O Module	Programming I/O	Address Bus	Data Bus
Interrupt Driven I/O	Direct Memory Access	Control Bus	Tags

i. _____ carries the information being transmitted.

- ii. _____ identifies where the information is being sent.
- iii. _____ describes aspects of how the information is being sent, and in what manner.
- iv. With _____, data are exchanged between the processor and the I/O module.
- v. With _____, the processor issues an I/O command, continues to execute other instruction, and is interrupted by the I/O module when the latter has completed its work.
- vi. A ______ device can transfer data directly to and from memory rather than using the CPU as an intermediary.
- vii. Any program, operation or device that transfers data to or from a computer and to or from peripheral device is called ______.
- viii. _____ are used identify where cached data originated.



This chapter focuses on the method to solve arithmetic problem in numbering system and sequence logic circuit.



0 000 1 000 2 001 3 001 4 010 5 010 6 011 7 011 8 100 9 100 10 101 11 101	01 10 11 00 01 10 11	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7	numbers used in arithmetic computations
2 001 3 001 4 010 5 010 6 011 7 011 8 100 9 100 10 101	10 11 00 01 10 11	3 4 5 6 7	3 4 5 6	
3 001 4 010 5 010 6 011 7 011 8 100 9 100 10 101	11 00 01 10 11	3 4 5 6 7	3 4 5 6	
4 010 5 010 6 011 7 011 8 100 9 100 10 101	00 01 10 11	4 5 6 7	4 5 6	
5 010 6 011 7 011 8 100 9 100 10 101	01 10 11	5 6 7	5 6	
6 011 7 011 8 100 9 100 10 101	10 11	6 7	6	
7 011 8 100 9 100 10 101	11	7	-	Data
8 100 9 100 10 101		,	7	Data /
9 100 10 101	00			Types Ietters of the alphabet used
10 101		10	8	stored in data processing
	01	11	9	
11 101	10	12	Α	
	11	13	В	other discrete symbols
12 110	00	14	С	used for specific purposes
13 110	01	15	D	
14 111	10	16	E	
15 111			F	

One to One Comparison

Table : Conversion of Number System

To From	DECIMAL	BINARY	OCTAL	HEXADECIMAL
DECIMAL		Devide by 2	Devide by 8	Devide by 16
BINARY	Multiply each bit by 2 ⁿ		-Group bit in 3's, starting on right. -Convert to octal digit.	-Group bit in 4's, starting on right. -Convert to hexa digit.
OCTAL	Multiply each bit by 8 ⁿ	-Convert each octal digit to a 3-bit equivalent binary representation.		-Use a binary as an intermediary
HEXADECIMAL	Multiply each bit by 16 ⁿ	-Convert each hexa digit to a 4-bit equivalent binary representation.	-Use a binary as an intermediary	

Decimal to Binary, Octal, Hexadecimal

Division by 2	Quotient	Remainder		Division By 8	Quotient	Remainder
174/2	87	0		1792/8	224	0
37/2	43	1		224/8	28	0
13/2	21	1		28/8	3	4
21/2	10	1		3/8	0	3
0/2	5	0		0	done.	
5/2	2	1		So 1792 ₁₀ =	= 34 00 ₈	
2/2	1	0				
0 174 ₁₀ =	0 101011102			Convert	0 4875) +	- bingny :
0 174 ₁₀ =	101011102			_	0.6875)10 to	o binary :
o 174 ₁₀ = onvert 1 Division	101011102			0.6875 x 2 0.3750 x 2 0.7500 x 2	2 = 1.3750 2 = 0.7500 2 = 1.5000	o binary :
onvert 1 Division By 16	10101110 ₂	exadecima		0.6875 x 2 0.3750 x 2 0.7500 x 2 0.5000 x 2	2 = 1.3750 2 = 0.7500 2 = 1.5000	o binary :
o 174 ₁₀ = onvert 1 Division By 16 792/16	101011102	exadecima Remainder		0.6875 x 2 0.3750 x 2 0.7500 x 2 0.5000 x 2 0.0000	2 = 1.3750 2 = 0.7500 2 = 1.5000 2 = 1.0000	o binary :
o 174 ₁₀ = onvert 1 Division 3y 16 792/16 12/16	101011102	exadecima Remainder 0		0.6875 x 2 0.3750 x 2 0.7500 x 2 0.5000 x 2	2 = 1.3750 2 = 0.7500 2 = 1.5000 2 = 1.0000	o binary :
	101011102 79210 to h Quotient 112 7	exadecima Remainder 0 0		0.6875 x 2 0.3750 x 2 0.7500 x 2 0.5000 x 2 0.0000	2 = 1.3750 2 = 0.7500 2 = 1.5000 2 = 1.0000	o binary :
Division By 16 792/16 12/16	10101110 792 ₁₀ to h Quotient 112 7 0 done.	exadecima Remainder 0 0		0.6875 x 2 0.3750 x 2 0.7500 x 2 0.5000 x 2 0.0000	2 = 1.3750 2 = 0.7500 2 = 1.5000 2 = 1.0000	o binary :

Binary to Octal, Decimal and Hexadecimal


binary number:111001power of 2:252423222120	111 001 7 1 Octal: 0 1 2 3 4 5 6 7 Binary: 000 001 010 011 100 101 110 111
$1 \cdot 2^{5} + 1 \cdot 2^{4} + 1 \cdot 2^{3} + 0 \cdot 2^{2} + 0 \cdot 2^{1} + 1 \cdot 2^{0}$ = 57 ₁₀	
Binary: 0000 0011 0100 0101 0110 0111 Hexadecimal: 0 1 2 3 4 5 6 7 Binary: 1000 1001 1010 1011 1100 1111 1111 1111 Hexadecimal: 8 9 A B C D E F 0011 1001 3 9 3 9 S </th <td>Convert $(101.01)_2$ to decimal: 1 0 1. 0 1 $\downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$ $2^2 2^1 2^0 2^{-1} 2^{-2}$ $4+0+1+0+1/2^2 = 5.25$ $(101.01)_2 \rightarrow (5.25)_{10}$</td>	Convert $(101.01)_2$ to decimal: 1 0 1. 0 1 $\downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$ $2^2 2^1 2^0 2^{-1} 2^{-2}$ $4+0+1+0+1/2^2 = 5.25$ $(101.01)_2 \rightarrow (5.25)_{10}$

Octal to Binary, Decimal and Hexadecimal

Convert 37 ₈ to decimal : $3 \times 8^{1} + 7 \times 8^{0} = 24 + 7 = 31$ So $37_{8} = 31$	Convert 37 ₈ to binary : Octal: 0 1 2 3 4 5 6 7 Binary: 000 001 010 011 100 101 110 111 3 7 011 111 So 37 ₈ = 011111 ₂
Convert 37_{b} to hexadecimal:	Convert 37. 45to binary : 3 7 4 5 011 111 100 101 So 37. 458 = 011111.1001012

Hexadecimal to Binary, Decimal and Octal

$= (7 * 16^{2}) + (13 * 16^{1}) + (14 * 16^{0})$ $= (7 * 256) + (13 * 16) + (14 * 1) = (100 + 10^{1}) + (10$	Convert 7DE ₁₆ to decimal:	Convert 7DE ₁₆ to binary :
The second state The second state The second state 1. The second state The second state 2. The second state The second state 3. The second state The second state 0.111.1110.11110 The second state The second state 0.111.1110.	$(14 * 16^{\circ})$ = (7 * 256) + (13 * 16) + (14 * 1)	Hexadecimal: 8 9 A B C D E F Binary: 1000 1001 1010 1011 1100 1101 1111 Hexadecimal: 8 9 A B C D E F
1. 7 D E 0111 1101 1110 2. 011 111 011 110 3 7 3 6 So 7DE. 1A16 = 01111101110 000110102		So 7DE ₁₆ = 011111011110 ₂
$1.$ $2.$ 0111 1101 1110 0111 1101 1110 0001 1010 $2.$ 0111 1111 0111 1101 1110 0001 1010 $2.$ 0111 1111 0111 1100 0001 1010 $3.$ $7.$ 3.6 $6.$ 011111011110.00011010_2	Convert 7DE16 to Octal :	Convert 7DE. 1A16 to binary :
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0111 1101 1110 0001 1010 So 7DE. 1A 16 =



Sign Addition In 2's Complement

Example 1 :

Example 2 :

+ 6	00000110	- 6	<mark>1</mark> 1111010
+13	0 <u>0001101</u>	+13	0 <u>0001101</u>
+19	00010011	+7	00000111

Example 3 :

Example 4 :

+6	00000110	-6	11111010
- <u>13</u>	11110011	<u>-13</u>	1 <u>1110011</u>
-7	11111001	-19	<mark>1</mark> 1101101

Overflow Example :

+70	0 1000110	-70	1 0111010
+80	0 1010000	-80	<u>1 0110000</u>
+150	1 0010110	-150 01101	010

** An overflow may occur if the two numbers added are both either positive or negative.

Arithmetic Operation In Different Number Bases

Binary Coded Decimal (BCD) or 8421 Code

The binary coded decimal code, abbreviated as BCD, is a method that uses binary digits "0" and "1". ON state represents "1" and OFF state represents "0". Each digit is called a bit. This coding system has been used since the first computer. This coding system deals with decimal and binary numbers. Each decimal number requires 4 bits to code them.

BCD is a decimal number with each **digit encoded** to its **binary equivalent**. **Each digit** of a decimal is represented by its **four-bit binary equivalent** (1 to 9). A BCD number is **not** the same as a straight binary number. The primary advantage of BCD is the **relative ease of converting** to and from decimal.

a) Convert the number 874,10 to BCD 8421:

8	7	4	(decimal)
1000	0111	0100	(BCD)

874₁₀ = 1000 0111 0100_{BCD8421}

b) Convert 0110100000111001_{BCD} to decimal

0110	1000	0011	1001
6	8	3	9

0110100000111001_{BCD} = 6839₁₀



Activity 1

- 1. Perform arithmetic operations (additional and subtraction) in different number base.
 - i) Perform the following additional in the binary number system.

a) 1101101 ₂ + 1010 ₂	b) 1001 ₂ + 111 ₂
	0) 10012 + 1112
c) 1100 ₂ + 101 ₂	d) 11111 ₂ + 1111 ₂
e) 356 ₈ + 176 ₈	f) AB8916 + ABCD16

ii)	Perform the following subtractions in the binary number system.
11)	Perform the following subfractions in the bindry number system.
,	

α) 1101 ₂ 110 ₂	b) 1100 ₂ - 101 ₂
c) 1001 ₂ – 11 ₂	d) 10001 ₂ - 1011 ₂
e) 726 ₈ - 473 ₈	f) ABCF ₁₆ – 6ED ₁₆

- 2. Convert binary, octal and hexadecimal numbers to different bases and vice-versa.
 - i) Convert each of the following binary numbers into its equivalent in the octal and hexadecimal.

a) 1110 ₂	b) 101011010 ₂
C) 1010001011 ₂	d) 11100100110 ₂
e) 11011010 ₂	f) 11111110 ₂

a) 37 ₈	b) 724 ₈
c) 61 ₈	d) 45 ₈
-,	
e) 71.458	f) 23.1468

ii) Convert each of the following octal numbers into its equivalent in the binary number.

iii) Convert each of the following hexadecimal numbers into its equivalent in the binary number.

a) 1C ₁₆	b) F2 ₁₆
c) 4516	d) 8EA ₁₆
e) ABC.1216	f) 47.5B16

Activity 2

1. Show the number below to sign magnitude, 1's complement and 2's complement.

Number	Sign Magnitude	1's Complement	2's Complement
i. + 17			
ii. – 45			
iii. – 34			

2. Solve the problem below by using 2nd complement:

a. 45 - 26

b. -17 + 19

c. 7A₁₆-15₁₆

3. Write the following decimal numbers into BCD 8421 code.


i. 2573


ii. 9287



Topic : Logic Gates

Boolean algebra is a mathematical system operating on binary digits or bits specifically 0's and 1's. They perform several mathematical operations. Digital circuits that have one or more inputs, but only one output that can perform logical operations are called logic gates.





Basic Logic Gates

Туре	Symbol	Boolean Algebra	Truth Table
	(Input Output
			A B X
AND			0 0 0
		Y = A . B	0 1 0
			1 0 0
			Input Output
	1		A B X
OR	$\neg ightarrow$		0 0 0
		Y = A + B	0 1 1
			1 0 1
			1 1 1
			Input Output
NOT		_	A X
NOT	≫_	Y = A	0 1
			1 0

Combinational Logic Gates

Туре	Symbol	Boolean Algebra		•	Truth 1	ſable	
				Inp	out	Output	
				Α	В	X	
NAND		<u> </u>		0	0	1	
		Y = A + B		0	1	1	
			_	1	0	1	
				1	1	0	
				Ing	out	Output	1
			Ī	Α	В	X	
NOR			Ī	0	0	1	
	<i>></i>	$Y = \overline{A \cdot B}$		0	1	0	
				1	0	0	
				1	1	0	
		Y = A + B	out	Output			
	_H			Α	В	Х	
EX-OR				0	0	0	
				0	1	1	
			_	1	0	1	
				1	1	0	
				Inp	out	Output	
	-			Α	В	Х	
EX-NOR	/ <i>D</i>	Y = A + B		0	0	1	
				0	1	0	
				1	0	0	
				1	1	1]



Exercises 1 - 6 are short answer or design questions.

- 1. Differentiate between a gate and a circuit.
- 2. Notational methods are used for describing the behavior of gates and circuits. Identify the three of notational methods and describe about the notations.
- 3. How many input signals can a gate receive and output signals can a gate produce?
- 4. Give the three notation or representations of a NOT gate.

Activity 2

Exercises 1-10, mark the answers True or False :


1.	Logic diagrams and truth tables are equally powerful in expressing	
	the processing of gates and circuits.	
2.	Boolean expressions are more powerful than logic diagrams in	
	expressing the processing of gates and circuits.	
3.	A NOT gate accepts two inputs.	
4.	The output value of an AND gate when both inputs are 1 is 1.	
5.	The AND and OR gates produce opposite results for the same input	
6.	The output value of an OR gate when both inputs are 1 is 1.	
7.	The output of an OR gate when one input is 0 and one input is 1 is 0.	
8.	The output value of an XOR gate is 0 unless both inputs are 1.	
9.	The Active High gate produces the opposite results of the XOR gate.	
10.	A gate can be designed to accept more than two inputs.	

For Exercises 1 - 12, match the gate with the diagram or description of the operation.

- A. AND
- B. OR
- C. NOT D. NAND
- E. NOR
- F. XOR

1.	Inverts its input.	
2.	Produces a 1 only if all its inputs are 1 and a 0 otherwise.	
3.	Produces a 0 only if all its inputs are 0 and a 1 otherwise.	
4.	Produces a 0 only of its inputs are the same and a 1 otherwise.	
5.	Produces a 0 of all its inputs are all 1 and a 1 otherwise.	
6.	Produces a 1 if all its inputs are 0 and a 0 otherwise.	
7.	AX	
8.	A X B	
9.	A B X	
10.		
11.	A X B	
12.		

1. The diagram shows a logic gate G whose truth table is a shown in the table below.




Answer : _____

2. A NOR gate with input signals M = 01010101 and N = 011010100. What is the output signal of the logic gate.

Answer : _____


3. The figure shows a logic gate with inputs P and Q.



If the input P = 0011010 and the input Q = 1100011, what is the output X?

Answer : _____

4. The diagram shows a logic gate ,L with input signals A and B.



(i) Name the logic gate L.

.....

(ii) Draw the output signal C in the graph below.






Topic : Flip Flop

Sequential Logic Circuit

Sequential logic circuit is a memory property circuit and have output that depend on the previous output(s) and current inputs. In order to provide the previous input or output a memory element is required to be used. Thus a sequential circuit needs memory element. Also required clock input.

In general, a sequential circuit is synchronised by the clock signal (pulse) – synchronised circuit. The basic block diagram for a sequential circuit is memory device called *flip-flop* that consist of 2 stable operational states (outputs) Q and \bar{Q} . Flip-flop is a circuit that has two stable states and can be used to store state information.



ТҮРЕ	LOGIC GATES	TRUTH TABLE	TIMING DIAGRAM
NOR GATES SR FLIP FLOP (active HIGH)	R (reset)	SROperation00No Change01Reset10Set11Invalid	
NAND GATES SR FLIP FLOP (active LOW)	S(set) R(reset)	SROperation00Invalid01Reset10Set11No Change	S R Q 11 T2 T3 T4 T5 T6
Clocked SR	R (reset) CP (doci pulse) S (set)	Inp∪t CLK Output S R Q 0 0 1 Not Changing 0 1 1 0 1 0 1 1 1 1 1 invalid	CLK 1 2 3 4 5 6 S 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
JK FLIP FLOP		Input Clock Output J K Q 0 0 1 No 0 1 1 O 0 1 1 0 1 0 1 1 1 1 1 Toggle	CLK 1 2 3 4 5 J K J Change Reset Set Set
t flip flop		Clock I Q _{x+1} 1 0 Q 1 1 Q	

D FLIP		· •			<u> </u>	
FLOP		Inp	out	Clock	Output	
	CP CP	S	R		Q	
	(dock pulse)	0	0	1	Not	
					Changing	
		0	1	1	0	
		1	0	1	1	Q
		1	1	1	invalid	




1. Draw the logic symbols and develop truth tables of each given flip flop below.

2.

a) SR (NOR GATE)


b) Clocked SR

c) JK



1. Draw the timing diagram of JK, Clocked SR, T and D flip-flop a) JK

e) D







This chapter describes briefly about assembly language




Instruction Set, Machine And Assembly Language







Basic Information of Microprocessor Motorola 68000




Instruction and Data Format

Instruction Format





Data Types



Types of Addressing Modes

Implicit / Implied	RTS
Immediate	MOVE.B #\$40,D0
	MOVE.W #40,D5
	MOVE.L #\$30, D7
Absolute	MOVE.B \$7000,D3
	MOVE.L D4,\$1234
Data Register Direct	MOVE.L D0,D7
Address Register Direct	MOVE.L A3,A1
	MOVE.L A4,D5
Address Register Indirect	MOVE.L D2, (A0)
	MOVE.W (A3),D7
Address Register Indirect with	MOVE.W –(A6),D0
Predecrement	
Address Register Indirect with	MOVE.W (A6)+,D0
Postincrement	

Example of Instruction in Various Types of Addressing Modes

DATA TRANSFER	ARITHMETIC AND LOGIC OPERATION
Example 1 :	Example 1 :
MOVE.W #\$72,D1 Before : D1 = \$00200500 After : D1 = \$00200072	ADD.B D0, D1 Before : D0 = \$00002222 , D1 = \$00004444 After : D0 = \$00002222 , D1 = \$00204466
Example 2 :	Example 2 :
MOVE.B D0,D1 Before : D1 = \$00200500 , D0 = \$00002222 After : D1 = \$00200522 , D0 = \$00002222	SUB.W #\$80,D3 Before : D3 = \$AB206541 After : D3 = \$AB2064C1
Example 3:	Example 3 :
MOVE.B \$3000,D1 Before : D1 = \$00200500 After : D1 = \$00200532	MULU #2,D2 Before : D2 = \$AB20FFFF After : D2 = \$0001FFFE
\$3000 32 \$3001 43 \$3002 98	Example 4 : AND.B #\$3E,D1 Before : D1 = \$12345674 After : D1 = \$12345634
Example 4: MOVE.W D6,\$4000 Before: D6 = \$AB206541 After : D6 = \$AB206541	74 0111 0100 3E <u>0011 1110</u> && 0011 0100 3 4
\$4000 3254 \$4000 32 \$4002 4377 @ \$4001 54 \$4004 9868 \$4002 43 \$4000 6541 \$4000 65 \$4002 4377 @ \$4001 41 \$4004 9868 \$4002 43	Example 5 : NOT.B D1 Before : D1 = \$12345655 After : D1 = \$123456AA 55 01010101 1010 1010 ! A A

Assembly Program

FORMAT OF WRITING ASSEMBLY PROGRAM

ORG \$1000 - PC Loaded With \$1000, Start executing from here

,-----

PROGRAM INSTRUCTION

END \$1000 - Ending of the program

Example 1 :

A program that add 25 and 34.

ORG \$1000 MOVE.B #25, D0 MOVE.B #34, D1 ADD.B D0,D1 END \$1000

Example 2 :

A program that solve the expression

! (4000₈ + 10111010₂ / ACEF₁₆) ORG \$1000 MOVE.L #@4000, D0 MOVE.L #%10111010, D1 MOVE.L #\$ACEF,D2 DIVU.L D1,D2 ADD.L D0,D2 NOT.L D2 END \$1000



1. Complete the table below:

Bits of operation	Data size	Postfix	Sample instruction	Underline the affected Hex Digit
32	Longword			XXXXXXXX
16			MOVE.W	XXXX XXXX
8		.В		XXXXX XXXX

2. State the value of D1 and D2 after execution for each line

1.	MOVE.B #7, D1	D1=\$	
2.	ADD.B #6, D1	D1=5	
3.	MOVE.W #352, D2	D2=?	
4.	ADD.W D1,D2	D1=5	D2=?

- 1. Given the value D1=0000CAFE and D2 = FFFF1222
 - i. Calculate the value OR.B D2,D1

ii. Calculate the value of NOT.W D2

- 2. Given the value D1 = ABBBBB12 AND D2=ACCC1251
 - i. Calculate the value AND.B D2,D1

ii. Calculate the value MOVE.W D1,D2

- 3. Given the value, D1 = 0000 FFFE and D2 = ABCD 1234.
 - a) Calculate the value of OR.B D2, D1
 - b) Calculate the value of ADD.W D2,D1

- 1. Identify the type of addressing mode in the following instruction.
 - a. MOVE.B #8,D3
 - b. MOVE.W D3,(A1)
 - c. MOVE.W \$1900,D2
 - d. MOVE.L D1, D0
- 2. Write comment in the below table.

	SYNTAX	COMMENT
ORG	\$6000	
MOVE.L	#\$FFFF 1234, D0	
MOVE.B	(A1), D1	
ADD.W	D2, D1	
MULU.W	#\$5D, DO	
NOT.W	D2	
RTS		

- D1 = 11223344 D2=AA69B250
- 1. State The Value Of Register D1 And D2 When The Instruction Below Is Executed:
 - i. MOVE.W #\$1235,D1
 - ii. MOVE.B D2,D1
 - iii. MOVE.B #%10101111,D2
 - iv. MOVE.W \$1000,D1 a. 1000 88 b. 1001 55
 - v. MOVE.B D2,\$1000
 - vi. MOVE.W #77,D1
 - vii. MOVE.L #\$ABCD1111,D2

viii. MOVE.W D1,D2

ix. MOVE.W #@34,D1

x. MOVE.B #\$11,D1

2. Calculate the value of the register below after execution :

D1 = \$12122222 D2 = \$12341515

- i. ADD.B D2,D1
- ii. SUB.B D1,D2

iii. ADD.W #@25,D2

iv. MULU.B #2,D1

v. MOVE.B D2,D1

vi. ADD.B D1,D2

3. Write an instruction based on statement below :


STATEMENT	INSTRUCTION
Transfer data from register D2 to register D3 in long size	
Transfer 101010112 to register D4 in long size	
Transfer data from address 5000 to register D2 in byte size	
Transfer ABCD ₁₆ to register D1 in word size.	
Sub a data in data register D1 and D2 in word size	
Add a data in address register A1 and D3 in word size	
Divide a data in register D3 to register D5 in long size	
Multiply 458 to data in register D1 in word size	
Transfer a data from register D1 to register D3 and add a data in register D3 to register D4 in byte size.	

- 1. Write a programme using Assemble language to solve the operation below:
 - a) (BACA₁₆ 1234₁₆) + NOT (ADA₁₆ AND 87₁₆)

b) (100₁₀ AND 20₁₀) + (10₁₀ / A₁₆) + NOT FFFF₁₆

c) ! ((768 / 10102) | | (ABCD16 && 123416))


2. Write a program that calculate the area of rectangle



3. Write a program that calculate the average of two numbers. The numbers is 56 and 14.

4. Match the following addressing mode with its instruction sets examples


Data Register Direct	MOVE.B D0, (A0)
Address Register Direct	ADD.W D0, D1
Absolute	MOVE.W A2,A3
Register Indirect	MOVE.B \$3000,A4
Immediate	AND.B #\$F0, A3



This chapter explains briefly the central processing unit.




Topic : The Central Processing Unit



Instruction Cycle

The instruction cycle is the basic operational process of a computer system. It is the process by which a computer retrieves a program instruction from its memory, determines what actions the instruction describes, and then carries out those actions.







Stack

- A useful feature that is included in the CPU of most computers.
- A storage device that store information in such a manner that the item stored (in) last, is the first item retrieved (out)/LIFO.

Terminologies in stack :





Reverse Polish Notation

The Polish mathematician *Lukasiewicz* show that arithmetic expression can be represented in prefix notation. This representation often referred to as *Polish notation*; place the operator before the operand. The postfix notation, referred to as reverse Polish notation (RPN), places the operator after the operand.

The reverse Polish notation is in a form suitable for stack manipulation. The expression,

A * B + C * D

Is written in reverse Polish Notation as,

AB * CD * +

Proceeding from left to right, we first add A and B, then add D and

E. At this point we are left with:

(A + B)(D + E)C * F + *

Where (A + B) and (D + E) are each a single number obtained from the sum. The two operand for next * are C and (D + E). These two numbers are multiplied and the product added to F. The final * cause the multiplications of the two terms.

Reverse Polish notation, combined with a stack arrangement of register, is the most efficient way known for evaluation the arithmetic expression. This procedure employed by some electronic calculators and also in some computer.

Reason why, the combination of stack and reverse polish notation is the most efficient way

1.Stack

Particularly, useful for handling long, complex problem involving chain calculation.

2.Reverse Polish Notation.


Any arithmetic expression can be expressed in parentheses-free Polish notation. Conversion of arithmetic expression into Polish notation is the most efficient method for translating arithmetic into machine language instruction.

The procedure consist,

- 1. Converting arithmetic expression into its equivalent reverse Polish notation.
- 2. Reverse Polish Notation.
- 3. The operand is pushed into the stack in the order in which they appear.
 - a) The two top most operands in the stack are used for the operation.
 - b) The stack is popped the result of the operation replace he lower operand.

Now, consider the stack operations shown.

- Each box represents one stack operation.
- The arrow always points to the top of the stack.



Scanning the expression from left to right.

Reduced Instruction Set Computer (RISC)

In the early 1980s, a number of *computer designer* recommended that computers uses fewer instructions with simple constructs, so they can be executed much faster within the CPU without having to use memory often. This type of computer is classified as **reduced instruction set computer** or **RISC**


The major characteristic of RISC :

- Relatively few instruction
- Relatively few addressing modes
- Memory access limited to load and store instructions
- All operation done within the register of the CPU
- Fixed-length, easily decoded instruction format
- Single-cycle instruction execution
- Hardwired rather that micro-programmed control.



Activity 1

1. Draw and describe block diagram for the major component of CPU



2. Name and give a function of each component of A, B and C in Diagram 1 below :





Diagram 1 : Central Processing Unit (CPU)

ltem	Name of component	Function
A		
В		
С		

3. Match the following term with the appropriate description below.



Solve the equation and draw the stack using Reverse Polish Notation

 a) 2+3+4

b) (2+3)*4

c) 2*(5+2*3)

d) (3+4)*(20-(3*4+2))


e) 5*(3+4)-(2*(2+2*(1+2)))



Topic : The Computer System


Activity 1

4.



- Input: provide instruction or data to the system. In order for a computer to receive the requests and instructions of the user, some methods of inputting data and information to the computer are required.
- Output: Needs to display the result to the user and to communicate with the user and display information that is being worked on, output device is required
- Storage: Used to store instruction or data. Operation on data requires access for more than one time, so data and instruction have to be stored temporarily
- Control: Control the processing of instructions and the movement of data from one part of the CPU to another.
- ALU: Where arithmetic and Boolean logical calculations are performed





Control Lines:

- Used to control the access to and the use of the data and address lines.
- Typical control lines includes memory write, memory read, I/O write, I/O read, interrupt request and etc.


Address Lines:

- Used to designate the source or destination of the data on the bus
- The width of the address bus determines the maximum possible memory capacity of the system.


Data Lines:

- Provides a path for moving data between system modules
- Consists of 8,16 or 32 separates lines, the number of lines being transferred to as the width of the bus
- Each line carry only 1 bit of the time, the number of lines determines how many bits can transferred at a time


- 2.
- a. Direct




- Simplest technique
- Maps each block of the main memory into one possible cache line
- b. Associative




- Any block of main memory can potentially reside in any cache block position. This is much more flexible mapping method.
- Flexible higher costs (must search all 128 tag patterns to determine if a given block is in cache.
- Existing blocks only need to be ejected if cache is full.
- c. Set Associative



- Blocks of cache are grouped into sets, and the mapping allows a block of main memory to reside in any block of a specific set. From the flexibility point of view, it is in between to the other two methods.
- 3.



- I/O logic: control circuit through which the CPU and external devices communicate.
- Data registers: intermediate data between the external device and the computer system (e.g. memory, CPU).
- External device interface logic: control circuit through which transfers data and control signals to/from the I/O devices from/to the computer system.



- It defines the typical link between the processor and several peripherals. The I/O Bus consists of data lines, address lines and control lines.
- The I/O bus from the processor is attached to all peripherals interface. To communicate with a particular device, the processor places a device address on address lines.
- Each Interface decodes the address and control received from the I/O bus, interprets them for peripherals and provides signals for the peripheral controller.
- It is also synchronizes the data flow and supervises the transfer between peripheral and processor. Each peripheral has its own controller. For example, the printer controller controls the paper motion, the print timing.

Activity 2

- i. Data Bus
- ii. Address Bus
- iii. Control Bus
- iv. Programming I/O
- v. Interrupt Driven I/O
- vi. Direct Memory access
- vii. Direct Mapping.
- viii. Associative mapping
- ix. I/O Module .
- x. Tags

Topic : Data Representation

Activity 1

- 1. i) a) 11101112 b) 100002 c) 100012
 - d) 101110₂
 - e) 554₈
 - f) 15756₁₆

ii) a) 1112 b) 1112 c) 1102 d) 1102 e) 2338 f) A4E216 2. i)

a. Octal – 16	Hexadecimal - E
b. Octal – 532	Hexadecimal – 15A
c. Octal – 1213	Hexadecimal – 28B
d. Octal – 3446	Hexadecimal – 726
e. Octal – 332	Hexadecimal – DA
f. Octal – 376	Hexadecimal - FE

ii) a) 111112 b) 1110101002 c) 100012 d) 100101₂ e) 111001.100101₂ f) 10011.001100110₂

iii) a) 11100₂ b) 11110010₂ c) 1000101₂ d) 1000111010102 e) 101010111100 . 00010010 2 f) 01000111. 01011011 2

Activity 2

1.

Number	Sign Magnitude	1's Complement	2's Complement		
i. + 17	00010001	00010001	00010001		
ii. – 45	10101101	11010010	11010011		
iii. – 34	10100010	11011101	11011110		

2.

a. 45 - 26

45	- 26
00101101	<mark>1</mark> 0011010
	11100101
	<u> </u>
	11100110
00101101	
<u>11100110</u> +	
00010011	

b. -17 + 19

-17	19	
10010001	00010011	
1 1101110		
<u> </u>	<mark>1</mark> 1101111	
1 1101111	<u>00010011</u> +	
	0000010	

c. 7A₁₆+15₁₆

7 A	1 5
0111 1010	0001 0101
	10010101
	11101010
	<u> </u>
	11101011
01111010	
<u>11101011</u> +	
01100101	

4.

i.

2	2573				
	2	5	7	3	
	0010	0101	0111	0011	
	2573	= 1001	01011	10011 _{BCD}	

ii. 9287

9 2 8 7 1001 0010 1000 0111 9287 = 1101001010000111 _{BCD}

Topic : Logic Gates

Activity 1

- a. A gate accepts one or more input signals and produces an output signal. Each type of gate performs one logical function. A circuit is a combination of gates designed to accomplish a more complex logical function.
- b. Boolean expressions use the operations of Boolean algebra to describe the behavior of gates and circuits. Logic diagrams use a graphical representation to describe the behavior of gates and circuits. Truth tables define the behavior of gates and circuits by showing all possible input and output combinations of the gates and circuits.
- c. A gate can accept one or more input signals, but can produce only a single output value.
- d. A is the input signal and X is the output signal. Boolean expression: X = A' Logic Diagram:

Truth Table:

A X
0 1
1 0
NOT takes a binary input value and inverts it.

Activity 2

1.	True	2.	False	3	•	False		4.	True		5.	False		
6.	True	7.	False	8	•	False		9.	False		10.	True		
Activity	/ 3													
1.	С	2.	A	3.	В	3	4.	F		5.	D		6.	Е
7.	С	8.	А	9.	В	3	10	. F		11.	D		12.	Е


Activity 4

- 1. AND
- 2. 1001010102
- 3. 11111012

Topic : Flip Flop


Activity 1

1. a) SR (NOR GATE)




Q
Qo
0
1
Q=Q'=0

b) Clocked SR




c) JK



CLK	S R	Q
1	0 0	Q=Q'=1
1	0 1	1
1	1 0	0
1	1 1	Q ₀

CLK	JK	Q(t+1)
1	0 0	Q(t)
1	0 1	0
1	1 0	1
1	1 1	Q(t)'







CLK	Т	Q(t+1)
1	0	Q(t)
1	1	Q(t)'

CLK	D	Q(t+1)
0	Х	Q(t)
1	0	0
1	1	1

2. Draw the timing diagram of JK, Clocked SR, T and D flip-flop





Topic : Assembly Language

Activity 1

1.

Bits of operation	Data size	Postfix	Sample instruction	Underline the affected Hex Digit
32	Longword	.L	MOVE.L	XXXXXXXX
16	Word	W.	MOVE.W	XXXX XXXX
8	byte	.В	MOVE.B	XXXXX XX <u>XX</u>

2.

1.	MOVE.B #7, D1	D1=07	
2.	ADD.B #6, D1	D1=0D	
3.	MOVE.W #352, D2	D2=0160	
4.	ADD.W D1,D2	D1=0D	D2=016D

Activity 2

1.

- i. E 2 2 F 1111 1110 0010 0010 11111110 00100010 || 11111110 F E -> D1=0000CAFE ii. D2 = FFFF12221 2 2 2 0001 0010 0010 0010 ! 111011011101 1101 E D D D D2 = FFFFEDDD i. 1 2 5 1
 - 5 1 1 2 0101 0001 0001 0010 01010001 <u>00010010</u> && 00010000 1 0 D1 = ABBBBB10
- ii. D2 = ACCC BB12
- 3.

i.

2.

3 4 F E 0011 0100 1111 1110 00110100 <u>11111110</u> 11111110 F E D1 = 0000FFFE
1234

ii.

A	ctiv	vit	у3

- 1.
- a. Immediate addressing

<u>FFFE</u> + 11232

D1=00011232

- b. Data indirect addressing
- c. Absolute addressing
- d. Data Direct Addressing

2.

SYNTAX	COMMENT
ORG \$6000	Starting address is 6000
MOVE.L #\$FFFF 1234, D0	Move FFFF1234 hexa to register D0 in long size
MOVE.B (A1), D1	Move value in address register A1 indirectly to register D1 in byte size
ADD.W D2, D1	Add value in D2 to D1 in word size
MULU.W #\$5D, DO	Multiply 5D hexa to value in D0 in word size
NOT.W D2	Not the value in register D2 in word size
RTS	End of statement

Activity 4

1.

- i. D1 = 11221235 ii. D1 = 11223350 iii. D2=AA69B2AF

- iv. D1 = 11228855
- v. 1000 50
- vi. D1 = 1122004D vii. D2= ABCD1111
- viii. D2=AA693344
- ix. D1 = 1122001C
- x. D1 = 11223311

2.

STATEMENT	INSTRUCTION
Transfer data from register D2 to register D3 in long size	MOVE.L D2,D3
Transfer 101010112 to register D4 in long size	MOVE.L #%10101011,D4
Transfer data from address 5000 to register D2 in byte size	MOVE.B \$5000,D2
Transfer ABCD16 to register D1 in word size.	MOVE.W #\$ABCD,D1
Sub a data in data register D1 and D2 in word size	SUB.W D1,D2
Add a data in address register A1 and D3 in word size	ADD.W A1,D3
Divide a data in register D3 to register D5 in long size	DIVU.L D3,D5
Multiply 458 to data in register D1 in word size	MULU.W #@45,D1
Transfer a data from register D1 to register D3 and add a data in	MOVE.B D1,D3
register D3 to register D4 in byte size.	ADD.B D3,D4

- 3. D1 = \$12122222 D2 = \$12341515
 - i. D1=12122237 ii. D2=1234150D

 - iii. D2 =1234152A
 - iv. D1 = 12122244
 - v. D1=12122215 vi. D2=12341537

Activity 4

1.

a)

ORG \$1000
MOVE.W #56,D1
MOVE.W #14,D2
MULU.W D1,D2
DIVU.W #2,D2
END \$1000

3.

ORG \$1000 MOVE.W #36,D1	
MOVE.W #25,D2	
MULU.W D1,D2	
END \$1000	

2.


ORG \$1000
MOVE.W #@76,D1
MOVE.W #%1010,D2
DIVU.W D1,D2
MOVE.W #\$ABCD,D3
MOVE.W #\$1234,D4
AND.W D3,D4
OR.W D2,D4
NOT.W D4
END \$1000

C)

ORG \$1000	
MOVE.W #100,D1	
MOVE.W #20,D2	
AND.W D1,D2	
MOVE.W #10,D3	
MOVE.W #\$A,D4	
DIVU.W D3,D4	
MOVE.W #\$FFFF,D5	
NOT.W D5	
ADD.W D2,D4	
ADD.W D4,D5	
END \$1000	

b)


ORG \$1000 MOVE.W #\$BACA,D1 MOVE.W #\$1234,D2 SUB.W D1,D2 MOVE.W #\$ADA,D3 MOVE.W #\$87,D4 AND.W D3,D4 NOT.W D4 ADD.W D2,D4	
END \$1000	



Topic : The Central Processing Unit

Activity 1

1.




- Control Unit: The control unit executes the instructions, sends control signals to and receive control signals from devices.
- ALU: handles arithmetic calculations and performs logical calculations and makes judgement like "if A > B is true".
- Register: Store data and programs


2.

ltem	Name of component	Function
А	INPUT DEVICE	operation recognizes input from keyboard or mouse.
В	REGISTER SET	Store intermediate data used during the execution of the instructions
С	ALU	Perform the calculation, sorting and comparison operation





4. Solve the equation and draw the stack using Reverse Polish Notation



Bibliography :

David. A. P. &. John. L. H. (2018). Computer Organization and Design The Hardware / Software Interface (RISC-V Edition). Book Aid International.(ISBN: 0128122757)

John. L. H. & David. A. P. (2017). Computer Architecture A Quantitative Approach Sixth Edition. Katey Birtcher. (ISBN: 0128119055) © N U R S H A M I N I E B I

Ledin. J. (2020). Modern Computer Architecture and Organization: Learn x86, ARM, and RISC-V architectures and the design of smartphones, PCs, and cloud servers 1st Edition, Kindle Edition. Packt Publishing. India. (ISBN:1838984399)

Stallings. W. (2018). Computer Organisation and Architecture Design for Performance (11th Edition). United State: Pearson Education. (ISBN:9780134997193)

Stefano. M. (2020). Architecture Computer. Kindle Edition. Amazon. (ASIN:B08NYX5VF3)

Terbitan



